Abstract-Clock distribution networks of synchronized oscillators are an alternative approach to classical tree-like clock distribution methods. Each node of the network may consist of a phase-locked loop (PLL) trying to match the phase of its neighbors. Then a network of independent oscillators takes the place of the centralized clock source, providing separate clock signals to the physically distant parts of the system. In the discrete case, the digital filter is necessarily operated asynchronously: each operation is triggered by a rising edge of the locally-generated clock, the frequency and phase of which vary as the whole system tries to synchronize. The locking behavior, the synchronous state and the stability conditions of such a system are analyzed. Similarly, the synchronization of an autonomous network of two self-sampled PLLs is studied. Surprisingly, its analysis is much simpler than that of the single PLL.
INTRODUCTION
Large scale synchronous systems-on-chip (SoCs) require reliable clock distribution systems to guarantee correct temporal order in the information processing. Traditionally, two topologies of clock distribution are used (H-tree or clock grid) to distribute the output of a central reference oscillator [1] . To circumvent the difficulties associated with these conventional techniques (constraints of symmetry and design), an alternative approach consists in dividing the SoC into several isochronous zones, each with its own reference oscillator, and letting each zone share some information with its neighbors so that a form of consensus (synchronization) is reached. This may be achieved by inserting in each zone a phase-locked loop (PLL) in order to cancel out the phase error between the local clock and the neighboring ones. This concept of distributed synchronous clocking was introduced in 1995 by Pratt and Nguyen [1] , an implementation of which was proposed by Gutnik and Chandrakasan in 2000 [2] . However, this architecture had little success with designers of digital circuits, probably because it was based on analog techniques. The HODISS project, funded by the ANR ARFU program, aims at pursuing the seminal work of [1] and [2] into the digital domain, in order to benefit from the noiseimmunity and the greater flexibility of digital components.
In this paper, the behavior of an all digital PLL (ADPLL) [3] which constitutes the basic building block of our PLL network is investigated in terms of convergence to a desired synchronized state. To maximize the autonomy of the system and thus avoid the use of an external clock, the loop filter of the PLL is driven by the rising edges of the output of its own digitally controlled oscillator (DCO). We show in section II that this "self-sampled" PLL can be modeled as a discrete autonomous piecewise-linear system and investigate its synchronized state by analytical and numerical means. In section III, an autonomous (without an absolute reference clock) network of two such PLLs is analyzed. The case when there is an absolute reference can be treated as an extension of the previous case. It is remarkable that, for such a network, the synchronized state and the locking behavior of the system are much simpler to establish than for the single PLL case.
II. ANALYSIS OF A SELF-SAMPLED PLL
A simple self-sampled PLL is represented in Fig. 1 . It is composed of a digital phase detector (DPD), a proportional integral (PI) filter and a DCO. The PI filter is driven by the rising edges of the DCO output. The DPD is linear and outputs the (non-dimensionalized) time difference between a rising edge of the local clock and a rising edge of the reference clock, in much the same way as flip-flops comparators in [7] . Supposing that the frequency of the DCO is not far from that of the external clock, the self-sampled PLL can be described by the model of section II-A. [2] e ri [3] e ri [0] t i [1] t r [1] t i [2] t r [2] t i [3] t r [3] e ri [1] is not known yet), (Fig.2) . Instead, another value is read, some obvious choices
based on previous observations. All these choices lead to qualitatively similar problems; in the present paper, for the sake of brevity, only the first choice is investigated. Hence c V is governed by:
where 
. Thus, the self-sampled PLL behaves as an autonomous 2 nd -order piecewise-linear switched system [4] . Depending on the values of 1 K and 2 K , this system may be globally stable and converge to a synchronized state. This is studied in sub-section B.
B. Convergence and locking behavior analysis
The convergence and the global locking behaviour of the self-sampled PLL depend on the roots of the characteristic polynomials of (4) and (5). First, it should be noticed that lead S is always unstable. If its roots are real, at least one of them is positive and larger than 1 in magnitude. Thus, depending on the initial conditions, the solution of (5) may be monotonically increasing, leading to a globally unstable self-sampled PLL. A necessary condition for global convergence is then:
If (6) has real roots, convergence is ensured if they are positive and smaller than 1 (because the solution of (4) then decreases exponentially without ever crossing back to lead S ). This translates into the following conditions:
The first inequality is the condition that must be satisfied for lag S to have real roots. The condition on the modulus of these roots translates into the other two inequalities. Equations (6) and (7) define the grey striped area in Fig. 3 . There is no simple way to determine the convergence of the PLL when the roots of lag S are real but one of them is negative and one should then turn to the techniques described in [4] [5] 
is satisfied, the self-sampled PLL keeps switching from lag S to lead S and back again. The conditions under which such a system is globally stable are notoriously difficult to determine. , one may demonstrate stability by constructing a piecewise-continuous Lyapunov function [4] [5] . The problem of synthesis, in which we try to determine all { } 2 1 , K K couples which ensure convergence and stability, is much more complex. Intuitively, a necessary condition for global convergence is that the positive damping of lag S should exceed the negative damping of lead S . Two approaches may be used to translate this intuition into mathematical terms.
First of all, one may recast (4) and (5) are then close to the unit circle and it is rational to transform the two systems to continuous time (using impulse invariance, for example). Supposing the initial state of the continuous system is:
it is then very simple to determine the times n t when the zerocrossings of ) (t e occur. The successive values of ) ( 2n t e are a geometric sequence: a sufficient condition for the convergence of the transformed system is that ( ) 0 2 E t e < . The calculations are straightforward and, in the limit of small 1 K and 2 K , the condition for the convergence of the continuous system is found to boil down to (11).
Simulations of the self-sampled PLL are performed (Fig.3) K for which lag S has at least one negative real pole and for which synchronization occurs. The rigorous determination of the convergence domain of the self-sampled PLL is still an open problem. In the next section, we show that the convergence domain of an autonomous network of two self-sampled PLLs is, much simpler to determine. 
and they are stable provided:
If the roots are a complex conjugate pair, they are stable if:
The corresponding areas are represented in Fig. 5 . Thus, provided 1 K and 2 K are chosen inside the grey area in Fig. 5 , the PLLs synchronize fully, in phase and in frequency. Note that because of the presence of an integrator in the PLL, the final synchronization period of the autonomous PLL network is not equal to the average period (T 1 +T 2 )/2 of the two PLLs but depends on the initial conditions of the system (Fig.6) .
IV. CONCLUSION
The basic building block of an active clock distribution network based on ADPLLs was described in this paper. In spite of its apparent simplicity, the behavior of such a system is quite complex to analyze and some questions remain open as the rigorous determination of the entire synchronization domain of the system. It was shown that a self-sampled PLL behaves as a piecewise linear system and sufficient conditions for the convergence of this system were derived and verified with simulations, with good agreement. A more thorough investigation of the convergence issues, using piecewise quadratic Lyapunov functions, is in progress. Finally, it should be noted that the self-sampled PLL may also be designed so is positive. More generally, since it is always possible to know if a clock is ahead or behind another, one might consider replacing the phase error missing by the prediction of this error, based on measurements of the previous edges. One can thus expect a convergence of the selfsampled PLL in the stability domain of a "standard" digital PLL and to their similar behaviour around an operating point. The simple case of an autonomous network of two selfsampled PLLs was also treated. It was shown that the dynamics of such a network are much simpler to analyze than those of a single PLL. The analysis of the network can be reduced to that of a linear system. Necessary and sufficient conditions of convergence were established for this network.
The extension of this work to networks of arbitrary dimensions is the subject of ongoing work.
